US7721075
Conditional branch execution in a processor having a write-tie instruction and a data mover engine that associates register addresses with memory addresses
Conditional branch execution in a processor having a write-tie instruction and a data mover engine that associates register addresses with memory addresses