US5436869
Memory controller which can carry out a high speed access when supplied with input addresses with a time interval left between the input addresses having the same row address
Memory controller which can carry out a high speed access when supplied with input addresses with a time interval left between the input addresses having the same row address