US6748472

Method and system for an interrupt accelerator that reduces the number of interrupts for a digital signal processor